digital-logic
Digital Logic Puzzle, "2 out of 10 voting" logic
I am tring to implement kind of \"2 out of 10 voting\" logic. This logic simply says if atleast 2 inputs out of given 10 inputs are \"ON\" then only output must be \"ON\".[详细]
2023-02-27 01:15 分类：问答not a valid l-value - verilog compiler error
module fronter ( arc, length, clinic ) ; input [7:0] arc; output reg [7:0] length ; input [1:0] clinic;[详细]
2023-02-25 12:51 分类：问答How can I set normal clock input?
input clk ( clock ) : 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0开发者_如何学运维 1 0 1 0 1 ... required output :[详细]
2023-02-18 03:15 分类：问答What to use for VHDL/digital-logic simulation on Mac OS X
I suddenly realized that there is no Altera Quartus or Xilins ISE or ModelSim on Mac OS X. What do people use to at least simulate VHDL and schematic designs on M开发者_Go百科acs?Try GHDL (alternate[详细]
2023-02-06 20:08 分类：问答Why does the number of bits in the binary representation of decimal number 16 == 5?
This question not probably not typical stackoverflow but am not sure where to ask this small question of mine.[详细]
2023-01-31 10:09 分类：问答Linear feedback shift register?
Lately I bumped repeatedly into the concept of LFSR, that I find quite interesting because of its links with different fields and also fascinating in itself. It took me some effort to understand, the[详细]
2023-01-17 01:18 分类：问答Programmable Logic Devices
I have a confusion in understanding the structure of PAL device. My first question is that if we buy a PAL device , then how can we know that how many min terms are added by each OR gate in the OR ar[详细]
2022-12-16 06:39 分类：问答
![Interactive visualization of a graph in python [closed]](https://www.devze.com/res/2023/04-10/09/92d32fe8c0d22fb96bd6f6e8b7d1f457.gif)
加载中,请稍侯......